Abstract--The paper discusses the present trends in the design of low-noise front-end systems for room temperature semiconductor detectors. The technological advancement provided by submicron CMOS processes is examined from several points of view. The noise performances are a fundamental issue in most detector applications and suitable attention is devoted to them for the purpose of judging whether or not the present processes supersede the solutions featuring a field-effect transistor as a front-end element. However, other considerations are also important in judging how well a monolithic technology suits the front-end design. Among them, the way a technology lends itself to the realization of additional functions, for instance, the charge reset in a charge-sensitive loop or the time-variant filters featuring the special weighting functions that may be requested in some applications of CdTe or CZT detectors.
I. INTRODUCTION or a better understanding of the present trends in the design of front-end systems for room temperature detectors, it is useful to review how the front-end concepts have evolved during the past twenty years. The advent of the first vertex detectors for collider-type accelerators in particle physics made it clear that a front-end based on a monolithic approach was the only way to solve the problem of extracting and processing the signals from the high-density configurations of electrodes [1, 2] . At the same time the diffusion of imaging techniques in highly diversified fields was setting the request for even more finely segmented detectors, also needing high density multichannel signal processors.
In either case, the front-end circuits are mixed-signal architectures combining an analog section and a logic section with a generally high functional density. Understandably, the first readout chips for segmented detectors relied upon CMOS as a readily available technology. It became clear soon, however, that the CMOS processes of that time, featuring a gate length of a few microns and a thickness of the gate oxide of some tens of nanometers did not suit the most demanding applications. Noise was a serious limitation. The 1/f noise associated with the channel current brought about a substantial contribution to the total equivalent noise charge ENC. Secondly, those CMOS processes were not radiation resistant to the extent required in several applications.
The noise issue conveyed the attention on monolithic processes featuring, along with the complementary MOSFETs, devices like junction field-effect transistors (JFET) or bipolar transistors, outperforming the MOSFETs from the noise standpoint.
Technologies like JFET-CMOS (Fraunhofer, Max Planck Institut, Pavia) and Bi-JFET-CMOS (DMILL) were developed and employed in some applications [3, 4] . They are still available and may be useful in some particular situations. The same technologies also provided an upgraded radiation hardness as compared to the CMOS processes of the older generations. DMILL was conceived to be intrinsically radiation hard. The JFET-CMOS process would lend itself to a radhard design by a judicious circuit conception. It was recognized, indeed, that in the older CMOS processes, the most radiation-sensitive device was the N-MOS, so a design entirely based on N-JFET and P-MOS proved to lead to suitably radhard chips [5] .
New trends in the front-end design have appeared as a consequence of the advancement in CMOS processes known as device scaling. The device scaling has considerably reduced the gate length, entering the submicron and deep submicron regions, by virtue of which devices with gate length down to 0.1 µm are nowadays available. Perhaps even more importantly, it acted also in the sense of reducing the thickness of the gate oxide to a few nanometers. The result of a shorter gate and a thinner gate oxide is a remarkable improvement in noise and radiation hardness features of the CMOS processes, such to make them fully adequate for frontend design [6, 7] .
It is obvious to wonder where we stand now with the frontend design, as the upgraded CMOS processes are confining the JFET to a few, though scientifically relevant applications and new achievements, like CMOS processes featuring a SiGe bipolar transistor are appearing on the scene. 
II. RELATIVE MERITS OF JFETS AND SUBMICRON MOSFETS AS FRONT-END DEVICES
The discussion on the relative merits of JFETs and MOSFETs as front-end devices in a low-noise chargesensitive loop must be done on the basis of two aspects. One is the intrinsic noise behavior of either device. The second one is how suitable they are to implement an important function in the charge-sensitive loop, which is the charge reset of the integrating capacitor optimized from the noise standpoint.
As far as the intrinsic noise behavior goes, the reduction in the gate oxide thickness t ox to the few nanometer region has produced a considerable reduction of 1/f-noise in the submicron CMOS families. The 1/f-noise has attained acceptably low values in the P-MOSFET, although in terms of absolute improvement the effect on the N-MOSFET has been quantitatively more evident. A thinner gate oxide and a shrinking in the gate length have also upgraded the behavior of the high frequency noise (frequency independent or white) at reasonably small standing currents. While a JFET still has a better noise behavior at very low frequencies, it is outperformed by a submicron channel MOSFET at high frequencies. To confirm these considerations, a comparison is done on two devices, an N-channel JFET and a P-channel MOSFET that are close to the technological frontier in their relevant categories. Both devices, that are parts of monolithic processes, have a gate width W = 2000 µm. The N-channel JFET belongs to the Fraunhofer JFET-CMOS process. It has a gate length of 1.2 µm and is set to work at a 500 µA drain current. Its voltage noise spectral density is plotted as a function of frequency in Fig. 1a ). The P-channel MOSFET belongs to a process of 0.35 µm minimum gate length and 7.2 nm gate oxide thickness. Set to work at a standing current of 250 µA, it features the voltage noise spectral density plotted as a function of frequency in Fig. 1b) [8] .
The extent to which the submicron channel P-MOS outperforms the JFET in terms of high frequency noise is apparent from Figs. 1 a) and b). The JFET has been set to operate at a current which is twice as much that of the MOSFET to partially offset the difference in channel lengths. In spite of this, the noise voltage spectrum of high-frequency noise in the N-JFET is about 2 nV/(Hz) 1/2 , against the 1.3 nV/(Hz) 1/2 of the P-MOS. The advantage of the PMOS from the standpoint of the high frequency noise becomes even more evident when a low-noise application is subject to constraints on power dissipations. In what follows, it will be assumed that the high frequency noise is basically the channel thermal noise. This assumption is very reasonable for the actual JFET, which has a gate length of more than 1 µm, while for the deep submicron MOSFETs it may be true only as a first approximation, because short channel effects may be present. The noise spectra of Fig. 1 can be described on the basis of a constant spectral power density S w , whose square root is the asymptotic value at f → ∞ in the plots of Fig. 1 , and by a spectral power density
which is related to the behavior of the noise spectra at low frequencies. Strictly speaking, the 1/f-noise provides an accurate description of low-frequency noise in a MOSFET. The low-frequency noise mechanism in a JFET is different. However, as the noise spectra of Fig. 1 show that also in the JFET the low-frequency noise is governed by a 1/f law, both cases will be represented by the same type of low-frequency noise behavior. By multiplying A f by the device capacitance C i , the product H f = C i A f is obtained, which is the intrinsic coefficient of 1/f-noise, independent of the gate width W of the device [9] . In a MOSFET, for a specified type of charge carrier, H f is proportional to the thickness t ox of the gate oxide and depends on the nature of the oxide.
In the case of a frequency-independent noise determined exclusively by the channel thermal noise, S w would be represented by the relationship:
where k is Boltzmann's constant, T the absolute temperature, g m the transconductance and Γ the coefficient of the channel thermal noise. The value of Γ is close to unity, although it may be substantially different for the JFET and the MOSFET.
If the devices described by the noise spectra of Fig. 1 a) and b) were employed as front-end elements of a chargesensitive preamplifier, followed by a shaper of peaking time t p , their spectral densities would reflect into the ENC contributions that are plotted in Fig. 2 
where C D * is the total external capacitance at the preamplifer input, and C i is the device input capacitance. A 1 and A 2 are coefficients of the shaper for the two types of noise [10] . For the sake of reference, the shaper is assumed to provide a piecewise quadratic shape whose noise coefficients are A 1 = 1.33 and A 2 = 0.57. The presence of a larger amount of 1/f-noise in the P-MOS is responsible for the leveling-off in the ENC vs t p curve of Fig. 2 , which is unnoticeable for the JFET in the explored range of t p values. As Fig. 2 shows, there is a crossover t p value beyond which the JFET provides smaller ENC values. In the case of the devices compared in Fig. 2 The curve of Fig. 3 points out that the deep submicron P-MOS, by virtue of the noise improvement related to the device scaling has restricted the boundary of the region of peaking times where the JFET offer superior noise performances to 1 µs or more. For a particularly good specimen like the P-MOS of Figs. 1 and 2, this region may begin farther on, at a value close to 10 µs. These considerations underline an important aspect, which partly explains the present trends in front-end design. The improvement in the CMOS noise behavior made possible by device scaling has not been accompanied by a comparable improvement in the JFET thermal noise.
However, the JFET cannot be considered to be totally superseded by the CMOS in low-noise applications for the following reasons. First, the low-frequency noise behavior of the JFET is so good that a leveling-off in the ENC vs t p dependence is not perceivable in the range of t p values employed in most applications. Which means that, in a preamplifier utilizing a nonresistive charge reset to minimize the parallel noise contribution, ENC keeps decreasing as t p is increased up to extremely long values. This feature is enforced by the fact that the JFET offers intrinsically better option than the MOSFET in the realization of the charge reset in the charge-sensitive loop. Viable solutions with a MOSFET front-end are an extremely large MOS resistor, a MOS switch in parallel to the feedback capacitance or a transconductor operating at an extremely small standing current, down to a fraction of a pA [10, 11, 12] . All these solutions, however, add a capacitive contribution at the preamplifier input. The JFET offers solutions that are exempt from this limitation. Among them the charge reset based on the forward biased gate-to-source junction or the one actuated by drain feedback, which can be designed to operate in either continuous or pulsed mode [13, 14, 15] .
Another important aspect of the JFET solution is the classical JFET technology, where the channel resides in an epitaxial layer and topside and backside gates are obtained by diffusion and connected together to implement the so called triode configuration, which makes the device free from thermal noise contributions arising from the backside gate. This is a very well established technology, which has been employed for decades in the fabrication of low-noise discrete JFETs. Devices based on this process, besides featuring a very small low-frequency noise, have a very well predictable channel thermal noise which follows the relationship (2) with Γ close to the value of 0.7 foreseen by the theory for a long channel device.
III. SUBMICRON MOSFETS AS FRONT-END DEVICES
Having pointed out in section II that the device scaling in CMOS processes and the resulting noise improvement have considerably restricted the field of application of JFETs, it is necessary now to investigate some aspects related to the lownoise applications of submicron and deep submicron MOSFETs. A first set of useful information is provided by a thorough investigation done on two CMOS processes produced by the same foundry, STMicroelectronics. One of them, called 6G has a minimum gate length L MIN of 0.35 µm and a gate oxide thickness t ox = 7.2 nm. The second one, called H8D, has a minimum gate length L MIN of 0.18 µm and a gate oxide thickness t ox = 4 nm [8, 16] .
The spectral densities of the noise voltage of N and Pchannel MOSFETs belonging to the process of 0.18 µm minimum gate length are plotted in Fig. 9 . Both devices have a gate width W = 2000 µm and a gate length of 0.35 µm. It must not be surprising that the devices have been designed with a gate length longer than the minimum one allowed by the technology. This is related to the experimentally observed fact that in the deep submicron region, devices featuring the minimum gate length in a process may feature more lowfrequency noise than devices of longer L.
As apparent from Fig. 9 , the P-channel MOSFET has a considerably smaller 1/f -noise than the N-channel device, a behavior which has been known for a long time. An aspect which, instead, is somewhat surprising is that no difference is noticeable in the high frequency region of the noise spectra, where a better behavior of the N-channel device would be expected. In order to clarify this point, the transconductances of the two devices were measured. They are compared in Fig. 10 and confirm that, as expected from considerations of carrier mobility in the two devices, the transconductance at the same standing current is higher in the N-channel device. The noise behavior of Fig. 9 was observed in P and Nchannel pairs of different gate lengths and belonging to both processes, L MIN = 0.35 µm and L MIN = 0.18 µm. Undoubtedly, if the fact that the larger g m in the N-channel device does not reflect into a smaller channel noise at high frequencies were observed on a broader set of processes, it would deserve attention. Possible explanations for such a behavior are:
-the presence of noise related to short channel effects, like hot electrons and impact ionization noise, that are more likely to occur in the N-channel than in the P-channel device;
-a different level of inversion at the same current for the two devices, which may result in different values for the coefficient Γ in (2); -a mere thermal noise contribution related to the layout and the nature of the process, like the thermal noise from a well.
The conclusion of the discussion about the relative merits of P and N-channel MOSFETs is that low noise design should rely almost exclusively upon the P-MOS as a frontend element. Once this decision is made, there are a few more subtle points to consider. As already pointed out, considerations of low-frequency noise suggest that devices with a gate length equal to the minimum allowed by the technology should be avoided. An example to support this consideration is provided in Fig. 11 , which compares the noise spectra of three devices of equal W and equal L obtained with three processes of different minimum gate length and oxide thickness. The noise spectra of Fig. 11 show that of the three examined devices, the largest 1/f-noise occurs in the one whose gate length is the minimum length allowed by the process. That is, in the case of Fig.11 the largest 1/f-noise occurs with the process of L MIN = 0.35 µm. From a broad set of measurements of noise spectral densities done on P-MOSFETs belonging to the G6 and H8D processes it was possible to determine the contributions ENC w and ENC 1/f brought about to the equivalent noise charge by the frequency-independent noise and by the 1/fnoise associated with the channel current. Devices with L = 2000 µm and different gate lengths have been considered. As shown in Fig. 12 , the ENC w dependence on C D * is almost linear and scales down regularly as the gate length is reduced. A by far less regular behavior is observed in the ENC 1/f dependence on C D *, as apparent in Fig. 13 . The irregularities in the set of curves of Fig. 13 have suggested an investigation about the behavior of the intrinsic coefficient H f of 1/f-noise on devices of different gate lengths belonging to the 6G and H8D processes. The results are plotted in Fig. 14. The plots of Fig. 14 show that for the 6G process the coefficient H f has a larger value at the minimum gate length of the process, which is consistent with other observations on 1/f-noise. Then it remains fairly constant, as it should be, as L is increased. The devices belonging to the H8D process have a non monotonic dependence on L. Besides, in spite of the thinner gate oxide, the H8D process features consistently larger H f values than the 6G process. It seems that the quality of the oxide is degraded when the thickness is reduced. It is important to call the attention on this point because any further improvement in the low-frequency noise behavior of MOSFET is strictly dependent on how well the quality of the oxide is retained in the scaling process. Apart from the improvement in their noise performances, the device scaling has upgraded the behavior of MOSFETs in several other analog applications. The increase in bandwidth related to the shorter channel results in a better behavior of both time-invariant and time-variant filters realized in CMOS technology. Time-variant filters featuring a trapezoidal weighting function are of comparatively easy realization with CMOS on the basis of either current switching or a correlated double sampling approach. These weighting functions with their flat-top are useful in connection with detectors delivering signals with variations in shape, like CdTe or CZT detectors. As a final comment, being the front-end chips in general mixed signal circuits, it is obvious that the advantages in terms of functional density and operational speed brought about by the device scaling to the logic sections are remarkable.
IV. CONCLUSIONS The device scaling has addressed more favor toward the CMOS processes in the design of low-noise front-end systems for finely segmented radiation detectors. In particular, some limitations in their use that were related to their noise characteristics are gradually disappearing. Two aspects, however, need to be considered. One is the identification of the set of applications that may still require a different type of front-end device. The second one is related to the measures that are to be taken on order to improve the noise behavior of existing CMOS processes. Though consistently reduced, still the 1/f-noise sets the limit to the lowest achievable ENC. An essential requirement in this respect is that the quality of the gate oxide be maintained when the thickness of the gate oxide is reduced.
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